See Lattice at RISC-V Summit 2018

December 3, 2018 Lattice Semiconductor

 

Lattice Semiconductor Corporation (NASDAQ: LSCC):

Who:

 

 

Lattice Semiconductor Corporation (NASDAQ: LSCC), the leading provider of low power, high density, FPGA solutions for control, compute and communications applications.

What:

 

 

Visit Lattice to learn about ultra-low power implementations of RISC-V processor based on the Lattice iCE40 UltraPlus FPGA. Lattice partner demos include:

 

 

 

• Vector Blox: RISC-V instruction extensions for artificial intelligence (AI).

 

 

 

• MCCI: RISC-V implementation of the LORA communications stack.

When:

 

 

Tuesday, December 4, 2018, 10:00 am – 7 pm

 

 

 

Wednesday, December 5, 2018, 10:00 am – 3:30 pm

Where:

 

 

Santa Clara Convention Center, Booth #T14

 

 

 

Santa Clara, CA

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) is a leader in smart connectivity solutions at the network edge, where the “things” of IoT live. Our low power FPGA and video ASSP products deliver edge intelligence, edge connectivity, and control solutions to the industrial, consumer, communications, computer, and automotive markets. Our unwavering commitment to our global customers enables them to accelerate their innovation, creating an even better and more connected world.

For more information about Lattice please visit www.latticesemi.com. You can also follow us via LinkedInTwitterFacebook,YouTubeWeChatWeibo or Youku.

Lattice Semiconductor Corporation, Lattice Semiconductor (& design), Lattice sensAI, iCE40 UltraPlus, ECP5, Lattice Radiant, Lattice Diamond, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

 

Previous Article
uHTTP2 Toolkit

The Cypherbridge uHTTP2 Toolkit is a portable software library designed for small and medium memory models ...

Next Article
Rambus CryptoManager Root of Trust on Display at RISC-V Summit

Rambus Inc. will demonstrate its programmable root-of-trust IP core for the RISC-V architecture at the RISC...