Toshiba Using Cypress Semper Fail-Safe Storage with Next-Generation Automotive Advanced Driver Assistance Systems

December 11, 2019 Perry Cohen

Cypress Semiconductor announced Cypress’ Semper NOR Flash has been selected by Toshiba Electronic Devices & Storage Corporation for its next-generation Visconti family of automotive Advanced Driver Assistance Systems (ADAS). Developed with Arm Cortex-M0 processing core, the Semper family is built for automotive environments where high-density and functional safety compliance are required. The Toshiba ViscontiTM ADAS SoC is targeted for automobile makers working toward Autonomous Driving level 2.

Semper NOR Flash supports automotive temperatures up to +125°C (AEC-Q100 Grade 1) and meets the density and performance requirements for storage in ADAS applications through Autonomous Driving level 5.

“For the Toshiba Visconti5 ADAS SoC, it is critical that the integrated components selected for the design are field-proven, built to the highest standards of safety and reliability, and will have the endurance required for advanced ADAS applications,” said Technology Executive of Toshiba Electronic Devices & Storage CorporationTakeshi Sugahara. “Cypress’ fail-safe storage solutions are a key to enable our ViscontiTM5 platform to exceed our customers’ expectations and requirements for next-generation automotive designs.”


More information on the Cypress Semper NOR Flash family is available at

More information about Toshiba and its Visconti platform is available at:

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including (Phoenix), (Phoenix),, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at <a href=""></a>. Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Verification IP: A Vital Component of Chip Design Verification
Verification IP: A Vital Component of Chip Design Verification

To many chip design verification engineers, VIP could easily stand for Very Important Possession and not Ve...

Next Article
VadaTech Announces a Dual FMC+ Carrier with Xilinx Zynq UltraScale+ FPGA
VadaTech Announces a Dual FMC+ Carrier with Xilinx Zynq UltraScale+ FPGA

VadaTech, a manufacturer of integrated systems, embedded boards, enabling software, and application-ready p...