Flex Logix's validation chip for the EFLX 4K eFPGA IP cores operate on GLOBALFOUNDRIES (GF) 12nm Leading-Performance (12LP) FinFET platform and 12LP+ solution.

The validation chip has 4 EFLX cores with manufactured RAM and can operate at GHz speeds. Users can now access EFLX evaluation boards on GF’s 12LP/12LP+ and 14nm Low Power Plus (14LPP) platform to manage their RTL at full speed using on-chip PLLs and RAMs to verify functionality.       

The EFLX4K is built on Flex Logix’s Gen 2 architecture that has 6-input-LUTs, an enhanced interconnect for large-array performance, more MAC pipelining, specific logic for test acceleration, and configuration readback. The Gen 2 architecture is on multiple processes from 180nm to 12nm, all backed by the same EFLX Compiler software tool.

Learn more at http://www.flex-logix.com.

For more news on development tools, check out:

Avnet’s New RFSoC Development Kit Enhances Wireless Design

Imagination Technologies Releases IMG Edge Services Platform

SDR Tuners and the Enigma of Digital Radio Broadcast