With increasing signal processing requirements in various types of embedded systems, some companies designed chips that combine both a digital signal processor (DSP) and a general purpose processor to address the processing demands. While this suits some high-performance devices where silicon area and power are less of a concern, such devices could be difficult to program and can be power hungry. To address the challenge, Arm has been working on technologies that boost the signal processing and machine learning capabilities in the Arm Cortex-M55 processor. In this white paper we look at how Arm Helium technology compares to features found on traditional DSPs, and some of the fundamental differences between VLIW (Very Long Instruction Word) architecture and the Helium approach to the Cortex-M55 processor’s design. We will also explore how the processing requirements affect the processor’s level-one memory system design and the overall performance benefit of the Helium technology.
- Embedded Security Webinar Series
- Machine Learning
- Power Electronics
- Dev Tools & OS
- Dev Kit Selector
- White Papers
- Upcoming Activities & Events
- Embedded Executive
The Orange Crab is a crowd-funded platform designed to Adafruit’s 50.8 mm x 22.9 mm Feather board specifica...
We also recommend:
The RA microcontroller ecosystem has expanded with security, machine learning, and other building block solutions from partners like Arm, Alibaba, IAR, Qeexo, Qt, Toshiba, and wolfSSL.
At this point you’ve heard of RISC-V and how fast the technology and ecosystem are expanding. But, given that it's still relatively new, there aren’t a ton of dev kits out there. Until now.
The Orange Crab is a crowd-funded platform designed to Adafruit’s 50.8 mm x 22.9 mm Feather board specification, and supports all open-source toolchains.
Designing a data acquisition system? Take a look at these key considerations that are often missed!
Newark announced it has added the Portenta H7, a new offering from Arduino, to its portfolio of SBCs.
In this edition of the embedded insiders, Brandon and Rich ponder whether RISC-V is taking too long to become a mainstream technology, or if it will even ever be one.
New Codasip Bk7 64-bit core with 7-stage pipeline and able to support Linux.
The CHIPS Alliance announced it released the Advanced Interface Bus (AIB) version 2.0 draft specification on GitHub.
Mixel announced its MIPI® IP solution has been integrated into Perceive’s Ergo edge inference processor.
As the demand for increased functionality through advanced techniques such as data analytics and machine learning increases, the ability to handle software efficiently is vital to success.
The dual-band, multi-protocol CC1352R SimpleLink wireless MCU that supports both 2.4 GHz technologies like Bluetooth, Bluetooth 5 Low Energy, Zigbee, and Thread, as well as Sub-GHz connectivity.
Learn how your toolchain can be ready to meet the challenge of developing commercial-grade applications on RISC-V platforms.
WIN Enterprises announces the MB-50050 a mini-ITX SBC to serve as the basis for a flexible, general-purpose IoT gateway.
Chassis Featuring Intel® Server Board M10JNP2SB and 4 Hot-Swap 3.5” Drive Bays
By condensing HPC performance into rugged and compact systems, Eurotech brings edge computing to a whole new level: learn more about High Performance Edge Computers work in this white paper by VDC...
Remember back in the day, when workload consolidation was chiefly carried out via data center virtualization? Times have certainly changed, with demand now sprinting to the rough industrial edge!
Don’t know AI? Even less familiar with FPGAs? Well don’t worry, because this week on Dev Kit Weekly we’re getting acquainted with the Hello! FPGA Kit from Microchip.
The MB-50040 is a high performance Mini-ITX single board computer (SBC) for graphically-oriented factory process monitoring and IoT applications that require high performance.
The provisional OpenVG 1.1 Lite spec is available on GitHub in markdown format. Conformance tests are also available under an Apache 2.0 license.
SmartDV's standard and custom protocol Design IP is optimized for high performance, low power and minimum area/gate count.