With increasing signal processing requirements in various types of embedded systems, some companies designed chips that combine both a digital signal processor (DSP) and a general purpose processor to address the processing demands. While this suits some high-performance devices where silicon area and power are less of a concern, such devices could be difficult to program and can be power hungry. To address the challenge, Arm has been working on technologies that boost the signal processing and machine learning capabilities in the Arm Cortex-M55 processor. In this white paper we look at how Arm Helium technology compares to features found on traditional DSPs, and some of the fundamental differences between VLIW (Very Long Instruction Word) architecture and the Helium approach to the Cortex-M55 processor’s design. We will also explore how the processing requirements affect the processor’s level-one memory system design and the overall performance benefit of the Helium technology.
The Orange Crab is a crowd-funded platform designed to Adafruit’s 50.8 mm x 22.9 mm Feather board specifica...
We also recommend:
Powered by the 11th Gen Intel® Core™ processors and based on the new COM-HPC standard with FuSa extensions, the CPU-18-02 enables Functional Safety applications at the Edge
From intense vibrations, mechanical shocks, wide temperature swings and so much more, designing for harsh environments requires extensive experience. But what could go wrong if you miss one of these..
The peak-to-peak method is used with real-world analog signals, often originating from analog sensors.
Global Online Conference on Oct. 5-9 to Feature 500+ Sessions in AI, Data Science and More; Live Content and Interaction with Tech Leaders Worldwide
The ASB200-919 is designed for reliable 24/7 operation, with a wide power input range from 12V - 24V.
The PolarFire SoC Icicle Kit is an eval platform for mid-range, RISC-V-based SoC FPGAs with secure hardware features, support for off-the-shelf Linux and RTOS, and substantial performance per watt.
STMicroelectronics is taking its annual free ST Developers Conference Virtual, eliminating travel and expense as constraints on attendees.
A configurable bus functional model (BFM), protocol monitor, and library of integrated protocol checks come standard with SmartDV's Verification IP.
Embedded systems benefit from the use of multicore processors in terms of higher throughput and better size, weight, and power (SWaP).
Microchip Technology announced the release of the MCP37Dx1-80 family, the company’s second ADC offering.
In some cases, computations occur at the Edge, a decision is made, and an action is carried out. In other configurations, the data is sent back to the Cloud to perform the calculations.
The German technology company TQ presents the TQMxE40 module family based on the processors of the latest Intel Atom® x6000E as well as Intel® Pentium® and Celeron® N and J series.
OnLogic announced a partnership with AMD, allowing consumers access to a new line of industrial servers that are powered by the two company’s processors, AMD Ryzen and AMD EPYC.
Mixel's IP supports high-performance imaging and display applications
congatec fuels launch of 11th Gen Intel Core processors with two new design options
Deciding what hardware to use for your embedded GUI application? From understanding performance and storage requirements to estimating memory needs, you’ll be faced with quite a few important...
There’s no denying the impact Bluetooth has had on the lives of consumers, and to the credit of the embedded community, innovation continues to occur in that space, at a healthy pace.
The device supports 8th/9th Generation Intel® Core™ Processors and the second version of the LGA 1151 chipset supporting Intel’s Coffee Lake processors.
Initial netlists in a formal verification process must be optimized, so additional logic is needed for Design for Test. Here we offer formal verification flow and debugging techniques for 16 nm node.
This week's Embedded Computing Design Product of the Week, Lattice Semiconductor’s Single-Wire Aggregation IP provides two main advantages to FPGA users: Lower cost and less space.