Arm, NXP, Telco Systems, Vodafone Develop Proof of Concept uCPE

August 21, 2020 Perry Cohen

Arm, NXP© Semiconductors, Telco Systems, and Vodafone have developed a proof of concept uCPE that supports multiple enterprise services such as SD-WAN, routing, and firewall. It combines CPEs with the ability to add or subtract desired, or undesired, services.

A number of applications were launched and tested on Telco Systems’ NFVTime hybrid virtualization and container platform. They were also tested on Arm Neoverse-based processors, designed by NXP.

Per a press release, the uCPE was tested by Vodafone Group labs in the UK for both small/medium business and enterprise use-cases. This was the first time the group had shown a fully orchestrated mix of container and virtual machine-based network functions running on the same platform. The Vodafone team successfully deployed and managed VNF and CNF applications on a 35W (typical) system based on an efficient 4-core Arm Cortex-A72 processor.

Following the deployment, they delivered 15 Gbps throughput of IMIX¹ traffic by offloading OVS to hardware acceleration blocks on an 8-core Arm processor.

The NXP Layerscape processors include hardware blocks with a balance of Arm core counts, creating a reduction in energy consumption and emissions.

For more information, visit

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including (Phoenix), (Phoenix),, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Is SiFive the RISC-V Standard Bearer, or a Design Mercenary?
Is SiFive the RISC-V Standard Bearer, or a Design Mercenary?

Is the RISC-V standard bearer ditching its heritage to become a design mercenary by using Arm? Or is this a...

Next Article
Blending DSP and ML Features in a Low-power, General-Purpose Processor: How far can we go?

Arm has been working on technologies that boost the signal processing and machine learning capabilities in ...