×

Ready to download this white paper?

First Name
Last Name
Job Title
Company
Phone Number
Address
Country
You may receive a request for your feedback from OpenSystems Media. Read our new Privacy Policy to understand what data we collect, why we collect it, and what we do with it.
Europe OptIn
Your download is ready!
Error - something went wrong!
   

Creating Flexible Hardware Systems with FPGA Partial Reconfiguration

November 11, 2019

Partial Reconfiguration (PR) allows FPGAs to dynamically change modules without disrupting other parts of the design. This is a feature that FPGA vendors are building into their newer generations of FPGAs, allowing for increased flexibility and functionality in digital systems. Users can partition the FPGA fabric into reconfigurable regions which are then reprogrammed using partial configuration files. PR proves beneficial in systems that communicate through PCIe™, which allows a user to dynamically reload a subset of the FPGA image without losing PCIe communication. It also provides a critical method of Intellectual Property (IP) protection as it removes the need to store sensitive data in nonvolatile memory on the FPGA carrier.

In the new Xilinx® RFSoC technology, PCIe PR through the Programmable Logic (PL) requires special considerations throughout the design process. This paper discusses the use cases of partial reconfiguration as well as considerations when designing partial reconfiguration firmware using the Xilinx Vivado design tool targeting the RFSoC. 

Previous White Paper
SMU Fundamentals
SMU Fundamentals

This guide shows you how to use a source measure unit (SMU) to perform DC measurements by reviewing instrum...

Next White Paper
IoT Security Top 20 Design Principles
IoT Security Top 20 Design Principles

IoT Security Top 20 Design Principles