VersaLogic Releases New Embedded Computer, Owl

July 15, 2020 Perry Cohen

VersaLogic released a new embedded computer they call “Owl”, which features error correcting memory coupled with Intel’s 5th generation Apollo Lake processors. Further, it hosts 2.0 hardware security, on-board power conditioning, Mini PCIe expansion sockets, and analog input ports - plus standard USB and Ethernet I/O ports.

"The Owl features soldered-down ECC (error correcting) memory to enhance resilience to shock and vibration, and guard against single-bit errors such as those that are likely to occur at higher altitudes," said president of VersaLogic Len Crane, in a press release. “It also features on-board power conditioning which accepts 8 to 30 VDC input. This accommodates fixed and mobile 12- and 24-volt systems. 

“Additional protection is provided against damaging transient voltages, over voltage, reverse voltage, and RF intrusion.”

Within just a 95 x 95 x 29 mm package, it is designed for a full industrial temperature range of (-40º to +85ºC). Further, it meets MIL-STD-202H specifications for shock and vibration.

As far as security goes, the TPM 2.0 security chip, which is built in, gives hardware-level security for applications that require log-in, encrypted data storage, protected files, and more.

The on-board I/O includes dual Gigabit Ethernet, one USB 3.0 and four USB 2.0 ports, eight analog inputs, eight digital I/O ports, and four serial ports.

For more information, visit VersaLogic.com.

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including KTAR.com (Phoenix), ArizonaSports.com (Phoenix), AZFamily.com, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at <a href="mailto:perry.cohen@opensysmedia.com">perry.cohen@opensysmedia.com</a>. Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Mixel MIPI D-PHY IP Integrated into the Perceive Ergo Edge Inference Processor
Mixel MIPI D-PHY IP Integrated into the Perceive Ergo Edge Inference Processor

Mixel announced its MIPI® IP solution has been integrated into Perceive’s Ergo edge inference processor.

Next Article
SWAN Forum, LoRa Alliance Partner to Expanded Network Coverage and IoT Adoption in Water Sector
SWAN Forum, LoRa Alliance Partner to Expanded Network Coverage and IoT Adoption in Water Sector

The Smart Water Networks Forum (SWAN) and the LoRa Alliance have formed a partnership to advance data-drive...