Lattice Launches the Propel Integrated FPGA Design Environment

June 3, 2020 Brandon Lewis

Lattice Semiconductor has released Lattice Propel, an integrated FPGA hardware and software design environment that allows engineers to develop applications from scratch using a library of IP and peripherals. Designed for designers of all skill levels, the Propel framework provides a GUI so that users can drag and drop IP blocks then allow the tool to automatically optimize the design layout. It also supports script-level editing for more granular control and updating existing designs.

To support both hardware and software development in a single solution that will accelerate time to market, Propel consists of two components: Propel Builder and Propel SDK.

Propel Builder is the IP integration environment that includes GUI and command-line tools. It provides access to an IP server that contains eight processor and peripheral IP cores, including an RV32I-compliant RISC-V core. All cores are compatible with the AMBA interconnect specification.

Propel SDK includes industry-standard software development tools, libraries, and board support packages for application build, compile, and debug.

The Propel design environment is available now for Lattice customers. More information, including a 10-minute “Hello, World!” demo, is available at https://www.latticesemi.com/propel.

About the Author

Brandon Lewis

Brandon Lewis, Editor-in-Chief of Embedded Computing Design, is responsible for guiding the property's content strategy, editorial direction, and engineering community engagement, which includes IoT Design, Automotive Embedded Systems, the Power Page, Industrial AI & Machine Learning, and other publications. As an experienced technical journalist, editor, and reporter with an aptitude for identifying key technologies, products, and market trends in the embedded technology sector, he enjoys covering topics that range from development kits and tools to cyber security and technology business models. Brandon received a BA in English Literature from Arizona State University, where he graduated cum laude. He can be reached by email at brandon.lewis@opensysmedia.com.

Follow on Twitter Follow on Linkedin Visit Website More Content by Brandon Lewis
Previous Article
Toshiba Adds Automotive Display Interface Bridge ICs for IVI Systems
Toshiba Adds Automotive Display Interface Bridge ICs for IVI Systems

New devices address the issue of incompatible interfaces with new display types.

Next Article
UltraSoC Enables Ultra-High-Speed Closed-Chassis Analytics and Debug Over Synopsys USB3
UltraSoC Enables Ultra-High-Speed Closed-Chassis Analytics and Debug Over Synopsys USB3

UltraSoC announced the release of the USB 2.0 IP, a solution designed to enable SoC and system development ...