Imperas, Valtrix partner for RISC-V Processor Verification

December 3, 2018 Brandon Lewis

SANTA CLARA, CA — Imperas Software and Valtrix Systems are collaborating on advanced RISC-V Processor test and validation solutions using Valtrix STING SoC design verification tool and Imperas riscvOVPsim RISC-V instruction set simulation (ISS). The collaboration will allow Valtrix to configure virtual platforms as a verification reference and extend the RISC-V envelope model with custom instructions.

The STING software stack is designed as a design verification platform for IP/SoC implementations, and includes a test suite and programming frameworks for custom test development. Tests are compiled with a bare metal microkernel and libraries into a portable program that meets the needs of the verification environment. This program can run in simulated environments such as riscvOVPsim, FPGA prototypes, emulation, or silicon, and execute different test workloads.

“Test and verification of RISC-V open ISA cores is the most demanding challenge for processor developers today,” says Shubhodeep Roy Choudhury, Managing Director & Co-founder, Valtrix. ”By partnering with Imperas and using the OVP virtual library of platforms we can offer customers a complete solution across all aspects of RISC-V processor verification, test and compliance.”

Imperas and Valtrix will be exhibiting at the RISC-V Summit, December 3-6 2018, Santa Clara, California, USA. More details and registration discount codes are available at

About the Author

Brandon Lewis

Brandon Lewis, Editor-in-Chief of Embedded Computing Design, is responsible for guiding the property's content strategy, editorial direction, and engineering community engagement, which includes IoT Design, Automotive Embedded Systems, the Power Page, Industrial AI & Machine Learning, and other publications. As an experienced technical journalist, editor, and reporter with an aptitude for identifying key technologies, products, and market trends in the embedded technology sector, he enjoys covering topics that range from development kits and tools to cyber security and technology business models. Brandon received a BA in English Literature from Arizona State University, where he graduated cum laude. He can be reached by email at

Follow on Twitter Follow on Linkedin Visit Website More Content by Brandon Lewis
Previous Article
Industrial Internet Consortium Releases Deep Learning Testbed Results

The Testbed detected unusual activity from air conditioning equipment in a kitchen, revealing that kitchen ...

Next Article
Rambus CryptoManager Root of Trust on Display at RISC-V Summit

Rambus Inc. will demonstrate its programmable root-of-trust IP core for the RISC-V architecture at the RISC...