IAR Systems Updates RISC-V Development Tools with Support for RV32E, Atomic Operations

December 9, 2019 Perry Cohen

IAR Systems, a supplier of software tools and services for embedded development, released a new version of the toolchain IAR Embedded Workbench for RISC-V. Version 1.20 adds support for the base instruction set RV32E, and the standard extension for Atomic operations.

Through optimization technology, IAR Embedded Workbench helps developers ensure the application fits the required needs and optimize the utilization of on-board memory. Version 1.20 of adds support for the base instruction set RV32E that targets smaller embedded devices with the register set reduced to half of what is available in RV32I. The standard extension for Atomic operations adds instructions that support atomic read, modify, and write actions to support synchronization between different HW processes that access the same memory.

RISC-V is a free, and open instruction set architecture (ISA) is based on established Reduced Instruction Set Computing (RISC) principles.

IAR Systems is exhibiting at the RISC-V Summit Dec. 10-11, in San José, California. It will be demoing IAR Embedded Workbench for RISC-V.

For more information, visit www.iar.com/riscv.

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including KTAR.com (Phoenix), ArizonaSports.com (Phoenix), AZFamily.com, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at <a href="mailto:perry.cohen@opensysmedia.com">perry.cohen@opensysmedia.com</a>. Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Aerendir Mobile Inc. and SiFive Inc. Collaborate to Accelerate the Adoption of AI-Enabled Processors

Use of SiFive’s RISC-V Core IP Enables Low Power AI IoT Edge and End Point Devices.

Next Article
Memphis Releases 32GB DDR4 UDIMMs & SO-DIMMs with or without ECC, Optional VLP and Industrial Temperature
Memphis Releases 32GB DDR4 UDIMMs & SO-DIMMs with or without ECC, Optional VLP and Industrial Temperature

32GB DDR4 UDIMM and SO-DIMM modules with or without ECC in commercial and industrial temp ratings.