CHIPS Alliance Announce New Enhancements to the SweRV Core EH2 and SweRV Core EL2

May 19, 2020 Perry Cohen

CHIPS Alliance announced new enhancements to the SweRV Core EH2 and SweRV Core EL2, both of which were developed for the open-source community by Western Digital.

The CHIPS Alliance has been working to validate the cores since their release earlier this year.

According to the organization, the SweRV Core EH2, the world's first dual-threaded, commercial, embedded RISC-V core. Further, the SweRV Core EL2 ultra-low-power RISC-V core optimized for applications such as state-machine sequencers and waveform generators.

“Our work to help bring the newly enhanced SweRV Core EL2 and EH2 to the open hardware community demonstrates key progress towards our goal of accelerating RISC-V innovation,” said chairman of the CHIP Alliance Dr. Zvonimir Bandić, in a press release. “We’ve already seen significant industry interest in the SweRV Core EH1 and are pleased to offer two compelling additional options to engineers designing IoT, consumer, mobile and other embedded applications.”

The Alliance is hosting an online event to discuss the SweRV Core EH2 and EL2, May 20 at 5:30 p.m. PT.

To register for the CHIPS Alliance virtual event on May 20, please visit: https://zoom.us/webinar/register/WN_fbjiN5uvSuGbGdWUGlI65g.

To learn more about the SweRV Cores, please visit: https://github.com/chipsalliance/Cores-SweRV.

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including KTAR.com (Phoenix), ArizonaSports.com (Phoenix), AZFamily.com, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at <a href="mailto:perry.cohen@opensysmedia.com">perry.cohen@opensysmedia.com</a>. Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Toradex i.MX 8X SoMs Support Torizon Embedded Linux, Achieve AWS Cert
Toradex i.MX 8X SoMs Support Torizon Embedded Linux, Achieve AWS Cert

Toradex i.MX 8X-based SoMs are now available in the AWS Device Catalog and equippeed with Torizon industria...

Next Article
UDOO BOLT GEAR, the Latest Release in SECO's UDOO Family of Boards
UDOO BOLT GEAR, the Latest Release in SECO's UDOO Family of Boards

SECO is releasing UDOO BOLT GEAR, the ultimate Mini PC Kit by UDOO based on AMD Ryzen Embedded V1000 Proces...