Achronix completes production silicon validation of 16nm FinFET+ Speedcore eFPGA technology

January 17, 2018 ECD Staff

Achronix Semiconductor Corporation has announced that it completed full silicon verification of its Speedcore eFPGA production validation chip built on TSMC 16nm FinFET+ process technology. Rigorous bench and ATE tests were completed across full operating conditions to verify the complete functionality of the Speedcore test chip.

Speedcore IP is a fully permutable architecture technology that can be built with densities ranging from less than 10,000 look-up-tables (LUTs) up to two-million LUTs plus large amounts of embedded memory and DSP blocks. Designed specifically to be embedded in SoCs and ASICs, Speedcore eFPGA IP enables SoC developers to design programmability into their devices to be a platform for their reprogrammable hardware accelerators, to address changing standards, or to future-proof their products. 

The Speedcore silicon validation device was verified using the Speeedcore16t validation board, a platform available to potential customers to fully evaluate Speedcore eFPGA capabilities. Users have access to a number of application-specific reference designs that operate at 500 MHz and can be run through the companion ACE design tool suite to evaluate Speedcore capabilities as well as proof-of-concept exploration. A demonstration video can be found at

Previous Article
VSORA closes Series A financing

VSORA, an entrepreneurial startup set to deliver DSP IP for 5G wireless networks, has closed Series A finan...

Next Article
Renice releases 6U VPX heterogenous acceleration system
Renice releases 6U VPX heterogenous acceleration system

Build heterogeneous accelerated computing platforms based on OpenVPX.