UltraSoC Enables Ultra-High-Speed Closed-Chassis Analytics and Debug Over Synopsys USB3

June 3, 2020 Perry Cohen

UltraSoC announced the release of the USB 2.0 IP, a solution designed to enable SoC and system development teams to access powerful system-level analytics, optimization and debug capabilities at speeds of 10Gbps. These features are obtainable even in a closed chassis.

USB 2.0 IP is structured around a patented hardware-based bare-metal technology. This technology doesn’t require software running to establish communication. Engineers can gather system performance data with access from cycle zero when 2.0 is combined with USB 3.1 from Synopsys.

Per the company, debug and analytics interface is subject to two vital design requirements. First, the interface itself must be robust in the event of system failure. If the system software fails to boot at start-up or crashes irretrievably during operation, it must still be possible to access the internal analytics, diagnostic and debug capabilities.

Further, CPU tracing capabilities and monitors can generate the data sets needed to be moved quickly off chip for analysis. The company says the combination of technology from UltraSoC and Synopsys satisfies both requirements.

For more information, visit www.ultrasoc.com.

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including KTAR.com (Phoenix), ArizonaSports.com (Phoenix), AZFamily.com, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at perry.cohen@opensysmedia.com Follow Perry’s work and ECD content on his twitter account @pcohen21

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
Lattice Launches the Propel Integrated FPGA Design Environment

Designed for designers of all skill levels, the Propel framework provides a GUI so that users can drag and ...

Next Article
Artificial Intelligence and Computer Vision Speeds Canteen/Restaurant Checkout
Artificial Intelligence and Computer Vision Speeds Canteen/Restaurant Checkout

A win-win solution improves customer satisfaction and drives sales.