Embedded Executive: Steve Hanna, Sr. Principal, Infineon Technologies & Co-Chair, TCG Embedded Systems Work Group

October 28, 2020 Rich Nass

There are a lot of adjectives that you can use to describe a smart home: cool, useful, efficient, safe, etc. However, you also have to add “complex” to your list, because getting these smart devices to work and (gulp) interoperate, well that’s a different story. That’s where Connected Home over IP Alliance (CHIP) comes into play. In theory—and I’m told in practice as well—if any device is CHIP compliant, you simply plug it in and it works.

If you look at the list of collaborators, you have to believe that this standard will stick. It includes Amazon, Apple, Google, and the Zigbee Alliance. To describe what the standard is and how it works, I spoke to Steve Hanna, a multi-hatted engineer. Steve is a Senior Principal at Infineon Technologies, Co-Chair of the Embedded Systems Work Group in the Trusted Computing Group (TCG), and he is my guest on this week’s Embedded Executives podcast.

About the Author

Rich Nass

Richard Nass is the Executive Vice-President of OpenSystems Media. His key responsibilities include setting the direction for all aspects of OpenSystems Media’s Embedded and IoT product portfolios, including web sites, e-newsletters, print and digital magazines, and various other digital and print activities. He was instrumental in developing the company's on-line educational portal, Embedded University. Previously, Nass was the Brand Director for UBM’s award-winning Design News property. Prior to that, he led the content team for UBM Canon’s Medical Devices Group, as well all custom properties and events in the U.S., Europe, and Asia. Nass has been in the engineering OEM industry for more than 25 years. In prior stints, he led the Content Team at EE Times, handling the Embedded and Custom groups and the TechOnline DesignLine network of design engineering web sites. Nass holds a BSEE degree from the New Jersey Institute of Technology.

Follow on Twitter Follow on Linkedin Visit Website More Content by Rich Nass
Previous Article
SRAM PUF Provides an Unclonable Security Mechanism
SRAM PUF Provides an Unclonable Security Mechanism

In practice, an unclonable identity solution is generated from within the PUF SRAM chip. Note this can be e...

Next Article
AAEON Announces the ASDM-L-CFS Smart Display Module
AAEON Announces the ASDM-L-CFS Smart Display Module

The ASDM-L-CFS pairs the processor with up to 32 GB DDR4 SODIMM memory for ideal computing performance.