OpenHW Ecosystem Implements Imperas RISC-V Reference Models

July 21, 2020 Perry Cohen

Imperas Software announced the OpenHW Group, a not-for-profit that facilitates collaborations between hardware and software designers in open source IP development, established the CORE-V processor verification test bench, using Imperas’ RISC-V reference model. The partnership formed to deliver higher quality IP cores to the OpenHW Group ecosystem and open source hardware community.

“The OpenHW Group charter is to deliver high quality processor IP cores for our leading commercial members and open source community adoption,” said founder and CEO at OpenHW Group Rick O’Connor, in a press release. “Central to this goal, the OpenHW Verification Task Group developed and published a DV test plan and implemented an open engineering-in-progress approach as we complete the verification tasks using the Imperas golden RISC-V reference model.”

There are four key elements to processor verification: a DV plan, tests to run, device-under-test (DUT) to test, and a reference model for comparison with discrepancy debug and resolution. A DV team can only collaborate and complete tasks if all of these steps are completed and accounted for.

Often, random instruction steam generators are employed, like Google open source project, as a DV technique to test complex states and corner cases. Per the release, RISCV-DV ISG as a test source and can be found on GitHub at By setting up the SystemVerilog test environment to run the tests in a side-by-side configuration, with the DUT and reference model, a step-and-compare methodology can be enabled. By doing so, developers can avoid inefficiencies  of logfile based methods and supports direct analysis of problems that arise.

For more information, visit or Open Virtual Platforms (OVP).

About the Author

Perry Cohen

Perry Cohen, associate editor for Embedded Computing Design, is responsible for web content editing and creation in addition to podcast production. He also assists with the publication’s social media efforts which include strategic posting, follower engagement, and social media analysis. Before joining the ECD editorial team, Perry has been published on both local and national news platforms including (Phoenix), (Phoenix),, Cronkite News, and MLB/MiLB among others. Perry received a BA in Journalism from the Walter Cronkite School of Journalism and Mass Communications at Arizona State university. He can be reached by email at Follow Perry’s work and ECD content on his twitter account @pcohen21.

Follow on Twitter Follow on Linkedin More Content by Perry Cohen
Previous Article
AAEON Releases the BOXER-8251AI AI Edge Box PC
AAEON Releases the BOXER-8251AI AI Edge Box PC

AAEON announced the release of the BOXER-8251AI AI edge box PC powered by NVIDIA® Jetson Xavier™ NX.

Next Article
Atmosic Technologies Extends Battery Life and Range for TraceSafe AllSafe Wristbands, Enabling Robust Contact Tracing
Atmosic Technologies Extends Battery Life and Range for TraceSafe AllSafe Wristbands, Enabling Robust Contact Tracing

TraceSafe's Wristbands and Exposure Notification System Will Assist Safe Re-Opening of Toronto Wolfpack's L...