Mirabilis Design Creates the First RISC-V System-Level Architecture Exploration Solution

May 21, 2020 Tiera Oliver

Mirabilis Design announced the VisualSim RISC-V system modeling and simulation environment. VisualSim provides a RISC-V modeling package for developers of RISC-V IP, designers of RISC-V processors and systems engineers developing applications using RISC-V components.  

The package contains configurable RISC-V core, vendor-specific RISC-V processors, TileLink, DMA, peripherals, RTOS, and memory modules. The library components are compatible with the rest of the hardware, software, schedulers and network library from Mirabilis Design. 

The VisualSim enables product designers to evaluate feasibility, eliminate risk and identify system bottlenecks of products using RISC-V.  In the VisualSim environment, the user constructs a model of the product, adds the traffic and sensor interfaces and defines the user-cases. This model is simulated with different parameter values and scenarios. The generated reports provide visibility into timing deadlines, power consumption, resource efficiency, deadlocks, buffer occupancy, data overflow, quality of service, and functional correctness.  

In the RISC-V library from Mirabilis Design, the application templates support the modeling effort and enable new modelers to put together a system. The eco-system consists of common trace interfaces, task graph generators, pre-configured reports, and a visualizer that pinpoints the system behavior. The models can be built as a combination of stochastic and timing-accuracy. According to the company, the VisualSim RISC-V system is the first RISC-V package that allows for true trade-off studies.

To introduce this RISC-V solution, Mirabilis Design is conducting a complementary RISC-V Webinar on May 27.  Register at: https://www.mirabilisdesign.com/sign-up/

VisualSim RISC-V is available as a standard library option in VisualSim 2020. VisualSim Architect is available on Windows, Linux, and MAC OS.

For more information, visit: https://www.mirabilisdesign.com/

About the Author

Tiera Oliver, edtorial intern for Embedded Computing Design, is responsible for web content edits as well as newsletter updates. She also assists in news content as far as constructing and editing stories. Before interning for ECD, Tiera had recently graduated from Northern Arizona University where she received her B.A. in journalism and political science and worked as a news reporter for the university's student led newspaper, The Lumberjack.

Follow on Twitter Follow on Linkedin Visit Website More Content by Tiera Oliver
Previous Article
Dev Kit Weekly: NXP EdgeReady MCU-based Solution for Alexa Voice Service
Dev Kit Weekly: NXP EdgeReady MCU-based Solution for Alexa Voice Service

In this week’s Dev Kit Weekly, Perry Cohen reviews the NXP EdgeReady MCU-based Solution for Alexa Voice Ser...

Next White Paper
Fundamentals of Building a Test System
Fundamentals of Building a Test System

Learn the recommended process for building test systems from start to finish, including tips for using the ...