The EDA[] industry reports that functional verification is becoming an increasingly large portion of the design effort for today’s complex chip designs, often consuming as much as 70 percent of the overall development time. Verification teams must continually seek ways to become more efficient. One of the methodologies being used to address this growing need is verification through assertions, which provide a way to describe the expected behavior of a block or to validate design assumptions regarding its behavior.