Performance-IP, CEVA Collaborate to Accelerate DSP System Performance

December 12, 2017 ECD Staff

Performance-IP announced a collaboration with CEVA to provide high-performance caching capabilities for CEVA’s digital signal processors (DSPs).

Through the collaboration, CEVA can incorporate Performance-IP’s high-performance L2+ Cache with patented Memory Tracker Technology with any of its DSPs to further improve system performance. Systems that benefit from the combination of L2+ Cache and CEVA DSPs include smartphones running applications such as Enhanced Voice Services (EVS), and multicore homogenous and heterogeneous systems using multiple CEVA cores. CEVA DSPs enhanced with L2+ Cache are available now and sold through CEVA.

Previous Article
ProPlus and MPI Partner, Announce Characterization and Modeling Solution

Cross-Licensing Agreement Brings Next-Level Wafer-Level Noise Characterization, Enabling High Throughput Me...

Next Article
The Khronos Group Releases Finalized SYCL 1.2.1

Enhanced support for machine learning, TensorFlow acceleration, and C++17 alignment