×

Ready to download this white paper?

First Name
Last Name
Job Title
Company
Phone Number
Address
Country
Your download is ready!
Error - something went wrong!
   

Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes

November 21, 2017

Designing a high-speed, high-performance serializer/deserializer (SerDes) for advanced process nodes can be challenging on many levels.

The speed (16Gbps) stresses the capabilities of even the most modern process with limited gain available and without area-intensive peaking inductors. The high channel loss (-30dB) requires a decision feedback equalization (DFE) architecture, and the low-power constraints preclude the use of speculative designs.

With multiple protocols and different processes in play, it’s difficult to optimize for a single set of requirements; this situation instead calls for more general solutions. For example, consider the emergence of FinFET processes. The FinFET process presents characteristics that are very different from those of prior semiconductor devices, such as high Rout (low gds), low static current densities, and very restrictive device sizing.

In response to these criteria, this paper defines a new high-speed, multi-protocol SerDes architecture that is ideal for meeting the challenges of advanced-node designs.

Previous Article
COMMELL unveiled 5.25" LS-579 based on 6/7th Core Computers & Xeon Workstations

COMMELL unveiled LS-579 5.25-inch Network Computer/Workstation based on Intel(r) 6th/7th generation FCLGA11...

Next Article
Embedded Tools provider Ashling joins RISC-V Foundation

Ashling Microsystems Limited, a leading supplier of high-performance embedded software and hardware tools, ...

×

Stay updated on processing and related topics with the Processing edition of our Embedded Daily newsletter

Subscribed! Look for 1st copy soon.
Error - something went wrong!