Ashling and Imperas Partner to Extend RISC-V Ecosystem

February 26, 2018 ECD Staff

Ashling Systems and Imperas Software today announced a partnership to provide integrated tools and solutions for RISC-V software development. The alliance includes the integration of Imperas’ high-performance virtual platforms, simulation engines, and models into Ashling’s own RiscFree IDE and tools offering. On the business side, Ashling will promote, sell and support this new, comprehensive, turnkey solution spanning the solutions of both companies.

As leaders in the RISC-V initiative, both companies believe that the market demands an expanded ecosystem, a turnkey solution, and one-stop shopping for RISC-V development tools. Ashling is taking the lead in promoting and selling its RiscFree IDE integrated solution for RISC-V software development, debug and modeling.

RISC-V is an open architecture ISA under the governance of the RISC-V Foundation. It comes with many benefits such as enabling the open source community to improve and test embedded cores, ensuring trust and certifications, and portability at no additional cost.

“We are happy to see this alliance between two major members of our RISC-V Foundation. RISC-V has the potential to change the way SoCs and embedded systems are developed, and the business models around that. To achieve this potential, a solid ecosystem is needed, including RISC-V community members working together to build solutions that are greater than the sum of the individual pieces,” said Rick O’Connor, Executive Director of the non-profit RISC-V Foundation.

Ashling now delivers everything needed to develop a RISC-V application using either a real-time setup environment or pre-hardware simulation and modeling environment. Ashling debug tools will now include full IDE, RISC-V compilation, RTOS-aware debugging, JTAG probe, trace, and the full suite of simulation and hardware modeling.

Ashling’s RiscFree IDE for RISC-V is now available directly from Ashling.

Previous Article
AccelerComm and Achronix enable fast time to market with 5G polar code for Speedcore eFPGAs

• AccelerComm's Polar Code IP integrated with Achronix Portfolio of FPGA products • Achronix ACE design too...

Next Article
N10nm pattern generation using thermal scanning probe lithography enabled by simplified materials and processes
N10nm pattern generation using thermal scanning probe lithography enabled by simplified materials and processes

Thermal scanning probe lithography (tSPL) has been used to create patterns with sub-20 nm half pitch resolu...

×

Stay updated on processing and related topics with the Processing edition of our Embedded Daily newsletter

Subscribed! Look for 1st copy soon.
Error - something went wrong!