XJTAG Announces DFT Assistant for Zuken CR-8000 PCB design suite

February 22, 2018 ECD Staff
XJTAG DFT Assistant available as CR-8000 Design Gateway Plugin
XJTAG DFT Assistant available as CR-8000 Design Gateway Plugin

Zuken and XJTAG, a leader in boundary scan and design for test technology, have released a plugin that will enhance Zuken’s CR-8000 with a design for test (DFT) capability improving test coverage by allowing additional design checks during schematic entry. The capability is based on XJTAG’s DFT Assistant and will be released as a free plugin for Zuken’s CR-8000 Design Gateway users at Embedded World 2018 in Nuremberg, Germany.

CR-8000 is a native 3D product-centric design platform for PCB-based systems. CR-8000 directly supports architecture design, concurrent multi-board PCB design, chip/package/board co-design, and full 3D MCAD co-design. CR-8000 Design Gateway is Zuken’s platform for logical circuit design and verification.

Increasingly, printed circuit boards (PCBs) are densely populated, and physical access to the pins of many packages, such as Ball Grid Array (BGA), is impossible. JTAG was designed to remove the need for physical access, so it is now vitally important to get the JTAG chain right at the design stage. Many people are not aware of JTAG’s full capability: it is typically known for CPU debug, but it also facilitates test and in-circuit programming. Tools that utilise the JTAG capability do not come into play until after the first hardware becomes available, and they are often considered for manufacturing only. The XJTAG DFT Assistant incorporates JTAG testability as part of the design process before any hardware is produced, by reporting any potential design issues. Being able to validate the design early avoids board re-spins and costly delays to a project.

XJTAG DFT Assistant helps to validate correct JTAG chain connectivity, while displaying boundary scan access and coverage onto the schematic diagram through full integration with CR-8000 Design Gateway.

Previous Article
How Embedded Systems Developers Secure Data Integrity in a GDPR Age
How Embedded Systems Developers Secure Data Integrity in a GDPR Age

Integral Memory calls for clarity in security certifications at major international event.

Next Article
Renesas unveils synergy website and solutions gallery for IoT developers

Intuitive New Site and Solutions Gallery Open Access to the Entire Synergy Ecosystem as a Launching Pad for...