Five Minutes With…Mark Lambert, VP, Parasoft

March 1, 2017 Rich Nass, Embedded Computing Brand Director

IoT design are flying out the door at a rate that could be termed as scary. The pressure on the engineering team to meet the current design windows is enormous. In this race to be first, something’s gotta give. Unfortunately, it’s the test phase that often gets the short shrift. What do we do about that? That’s the question I posed to Mark Lambert, Parasoft’s Vice President of Products. His response revealed a domino effect of issues, most of which you need to be aware of.

[youtube=https://www.youtube.com/watch?v=w4Fsov4FXnk&w=560&h=315]

Previous Article
embedded world 2017: Low-power VMEbus board holds ARM Cortex-A15 CPU

The VMEbus SBC A23C from MEN Micro is based on the Sitara dual-core ARM Cortex-A15 AM5728 from Texas Instru...

Next Article
embedded world 2017: Rohde and Schwarz simplify battery monitoring in wireless devices

The Rohde and Schwarz RT-ZVC multichannel power probe, in combination with a Rohde and Schwarz CMW radio co...